


MS-7A32 Ver:10

- CPU:**
AMD AM4
- System Chipset:**
Promontory X370/B350
(Performance gaming)
- Main Memory:**
DDR IV * 4 MAX:64 GB
- VRM**
RT8894A 4+2
- On Board Chipset:**
LPC Super I/O --NCT6795D
LAN I211AT
Azalia CODEC - Realtek ALC1220
ASM2142 USB3.1 Gen2

- Expansion Slots:**
- From CPU
PCI Express X16 Slot * 1
PCI Express X8 Slot * 1
- From FCH
PCI Express X1 Slot * 1
PCI Express X1 Slot * 1
PCI Express X1 Slot * 1
PCI Express X4 Slot * 1

- OCF IC:**
UP6273

FUSION BLOCK DIAGRAM




AMD AM4

01 Block Diagram	36 CPU Power VDDP-RT8125E
02 Cover Sheet	37 CPU Power Connector/PWRGD
03 FM4 DDR4 I/F	38 CPU Power RT8894 3+2 Phase
04 AM4 PCIE/SATAE	39 CPU Power Phase 1-3
05 AM4 Display/Audio	40 CPU Power NB Phase 1-2
06 AM4 SVI/ACPI/GPIO	41 CPU Power NB Switch/NCT3933
07 AM4 LPC/SPI/USB/CLK/STRAP	42 UP6273 CURRENT SENSE
08 AM4 Power/RTC Power/ 09 AM4 GND	43 ATX/Front Panel
10,11 DDR4-DIMM CH-A/B	44 ALL LED Control
12,13 DDR4-POWER/GND	45 BOM Option
14 Promontory-PCIE/SATA/SATAE	46 RTC Circuit/Moat Cap
15 Promontory-USB/OC	47 History
16 Promontory-CLK/ACPI/GPIO	48 Power Sequence
17 Promontory-Power / 18 Promontory-GND	49 Power Delivery
19 PCIE X16(X1*2) SLOT	50 GPIO MAP
20 SIO NCT5565	
21 CPU/SYS FAN Control TYPE K	
22 LAN-RTL8111H	
23 / 24 Audio ALC887	
25 USB Rear PS2+USB2.0	
26 USB Rear LAN+USB3.1 GEN1	
27 USB Front Side	
28 SATA Connector	
29 DVI Connector	
30 DP to VGA ITE6516	
31 ACPI uPI-5VDIMM&3VSB	
32 PM-NB681-1.05V/GS7133-2.5V	
33 DDR PWR VPP25/VTT-MP2143	
34 DDR Power-RT8231AGQW	
35 CPU Power 1P8V-MP2147	





MICRO-STAR INT'L CO.,LTD		
MS-7A32		
Size Custom	Document Description Cover Sheet	Rev 10
Date: Friday, January 20, 2017 Sheet 2 of 65		





Not supported PCIe on AMD Family 15h Models 60h-6Fh


Only supported on AMD Family 17h/Models 00h-0Fh


Not supported on AMD Family 15h Models 60h-6Fh





















DIMM SLOT PN BY SPEC



DDR VREF

(place resistors close to DIMMs)










MICRO-STAR INT'L CO.,LTD


MS-7A32


Size Custom	Document Description DDR4-POWER/GND-1	Rev 10
Date: Tuesday, January 24, 2017	Sheet 12	of 65




DDR VREF


(place resistors close to DIMMs)
















3.3V	3.0A
12V	5.5A




Trace width > 200 mils



SMBus separate circuit







PCIe Lanes control circuit



	PCIe_CNTL	X8_M_EN#
Auto	1	1
Manual x16	0	1
Manual x8, x8	0	0

PCI EXPRESS Switch

For PCIE2 & PCIE4





MICRO-STAR INT'L CO.,LTD

MS-7A32


Size	Document Description	Rev
Custom	PCIE Switch	10
Date: Tuesday, January 24, 2017	Sheet 20 of 65	

M.2 Connector










M.2 Connector





	M2	SATA	PCIEX4	M2_2_DET_SW	M2_2_IN	M2_2_SEL
M2 NOT IN	NO	YES	YES	1	1	1
M2 IN SATA	SATA	NO	YES	0	0	1
M2 IN PCIE	PCIE	YES	NO	1	0	0



PCIEX1 12V 0.5A
3.3V weak 375mA




PCI Express X1 slot	
+12V	- 1 A
+3.3Vaux (wake)	- 750mA
+3.3Vaux (no wake)	- 40mA
+3.3V	- 6.0A





POWER ON STRAPPING PIN FOR NCT6793/6795

PIN	6793/6795 NAME	Circuit NAME	0	1	Strap Point
9	UARTA_P80_EN	RTSB#	DISABLE UARTA80	ENABLE UARTA80	LRESET
10	UARTB_P80_EN	DTRB#	DISABLE UARTB80	ENABLE UARTB80	LRESET
12	TEST1MODE_EN	TEST1MODE	DISABLE TEST1MODE	ENABLE TEST1MODE	LRESET
15	6793 test point 6795 DDR4_EN	6793 test point 6795 DDR4_EN	6793 NA 6795 Disable	6793 NA 6795 Enable	
27	6793 DDR4_EN 6795 ESPI_EN	A20GATE	6793 Disable 6795 Disable	6793 Enable 6795 Enable	
31	2E_4E_SEL	RTSA#	I/O ADDRESS 2E	I/O ADDRESS 4E	LRESET
32	6793 TESTMOD2_EN 6795 FANOUT_DEF_EN	DTRA#	6793 disable 6795 default 50%	6793 Enable 6795 default 100%	INTERNAL PWROK
34	P80_EN	SOUTA	ENABLE Non_PORT80	ENABLE PORT80	LRESET
69	DSW_EN	DSW_EN	DISABLE INTEL DSW	ENABLE INTEL DSW	INTERNAL RSMRST
96	AMDPWR_EN	AMDPWR_EN	DISABLE AMD PWR SEQ	ENABLE AMD PWR SEQ	INTERNAL RSMRST
103	TESTMODE_EN	WDT#	DISABLE TESTMODE	ENABLE TESTMODE	INTERNAL RSMRST

Note:
If PIN34 strapping low, BIOS must programming LPT or GPIO





Co-Lay NCT6795	0=Disable	1=Enable
(PIN9) (RTSB#) 80_ENA	0=Disable	1=Enable
(PIN10) (DTRB#) 80_ENB	0=Disable	1=Enable
(PIN32) (DTRA#) FANOUT	0=50%	1=100%
(PIN12) TEST_MODE_EN1	0=Disable	1=Enable
(PIN103) TEST_MODE_EN0	0=Disable	1=Enable
(PIN27) ESPI_EN0	0=LPC	1=ESPI
(PIN15) DDR4_EN	0=Disable	1=Enable




HW Monitor - Voltage




SIO HM Voltage over 2.048V will not detect






2016/05/24 Remove VIN4



TEMP SENSOR




RESET





TYPE K : 4 PIN CPU FAN USE NCT3947S USE PCH GPIO CONTROL FAN MODE

2.GPIO パBIOSち伝 PWM/DC MODE




Resever For FIX DC or PWM MODE USE By PM SPEC





1. GENERAL DESCRIPTION

The NCT5605Y is a general purpose input/output IC with SMBus™ which provides 14 GPI/O pins. It also can provide SMBus™ address setting pins to set the address during power- on reset or from external reset.









NCT5605Y SMBus™ Address is:



2.GPIO パBIOSち伝 PWM/DC MODE



LAN2-- I211AT



MICRO-STAR INT'L CO.,LTD

MS-7A32

Size Custom	Document Description LAN-I211AT
----------------	-------------------------------------------

LAN-I211AT

Date: Tuesday, January 24, 2017


Rev	10
-----	----

Sheet 31 of 65

Date: Tuesday, January 24, 2017 Sheet 31 of 65

ALC1220


X_10p50N4
CA3




follow PCH power well

DIGITAL




Analog





all of JD resistors should be placed as close as possible to the sense pin of codec.





CPVDD POWER: ATX5VSB will Leakage to CVDD by ALC1220, so CVDD must keep 3.3V







Rear Line OUT De-POP circuit (De-pop circuit for Rear Line out & Front Headphone out)



PS2+USB



USB Power







MICRO-STAR INT'L CO.,LTD

MS-7A32




Size	Document Description	Rev
Custom	USB Rear PS2+USB2.0	10

Date: Tuesday, January 24, 2017	Sheet 34 of 65
---------------------------------	----------------




USB 3.0








USB3.0







LAN+USB




Front USB2.0




Front USB3.1 GEN1




CLK Rule (Follow SB PDG)



PCIe Rule (Follow SB PDG)



SMI connect to GPI which support smi function. SB side pull high 10K ohm to 3VSB. (Intel 8X & 9X series use GPIO10) (Intel SKL use GPP_C23)




ASM_SMI has internal Pull-up to VCC
ASM_WAKE has internal Pull-up to VCCSUS


Minimum gap should be greater of >15mil with other signal.

USB HS (90Ohm-Diff)

Chip to Connector <1.5 inch.



P/N:B02-021421C-AD0



ASM1142 UU8 stuff RU6 unstuff
ASM1142 UU8 unstuff RU6 stuff
Reset control for ASM1142 only.






Power Consumption

	3.3V	1.2V(1.05V)	3.3VSUS	1.05VSUS(1.2VSUS)	2.5V	Total Power
ASM1142	245mA	634mA	1mA	1mA	NA	1573.8(mW)
ASM2142	300mA	800mA	100mA	50mA	300mA	TDP


Layout Guide:

- 1.) USB3.1 to Connector Total Length < 1.5"
- 2.) VIA hole < 2


ASM1142 RU29 stuff RU28 unstuff
ASM2142 RU29 unstuff RU28 stuff




ASM1142 1.2 VCC Power





ASM1142 1.2 VSB Power



EEPROM



SATA Connector








180D




DVI level shifter



VGA: resolution of 2048x1536 pixels with 32-bit color at 75 Hz (4:3 QXGA)





For HDMI 1.4



Connector Power



For EMI



MICRO-STAR INT'L CO.,LTD

MS-7A32

Size
Custom


Document Description
HDMI Connector

Rev	10
-----	----



Date: Tuesday, January 24, 2017

Sheet 41 of 65


5VDIMM FOR DDR





5VDUAL For 3VSB CPU 1.8V VDDP



SIO_3VA






3VSB




MICRO-STAR INT'L CO.,LTD			
MS-7A32			
Size Custom	Document Description ACPI nPI-5VDIMM&3VSB		Rev 10
Date: Tuesday, January 24, 2017		Sheet 42 of 65	

4DIMM :2.24A FOR DDR VPP2.5V



DDR VTT Power

To CPU Copper trace width > 250mils , Fill island behind DIMM > 400mils .



MICRO-STAR INT'L CO.,LTD

MS-7A32


Size	Document Description
Custom	DDR PWR VPP25/VT-MP2147

Rev	
10	

1.2A FOR DDR VTT

VID	Reference Voltage (V)
H	0.675
L	0.75

```
Irms = Iout * SQRT{D/N- (D)^2}]
VCCDDR:
D=Vout/Vin=1.2/5=0.24
N=Phase number=1
=26.2A*SQRT(0.24-0.0576)
=11.2A
```







OCP:35A
Imax: 26.2A

Pull up change by layout

2015.07.14 Add +12V loading

uP1504 & RT8125
VCC Input Range : 4.5V to 13.2V

2015.07.14 update to 0603



MAX: 26.2A

1.2V

OCP=35A
OCPSET:min 5Kohm
OCP
= (R232*10uA) / Rdson
= R232*10uA) / 3.3m/2
=35A

R232=5.775k

UPI VOLTAGE CONSOLE

0x26:RH=18K,RL=13K



MICRO-STAR INT'L CO.,LTD

MS-7A32

Size	Document Description
Custom	DDR Power-RT8125E

Rev
10

Date: Tuesday, January 24, 2017	Sheet 45 of 65
---------------------------------	----------------

FOR CPU 1.8V S5

0.5A




FOR VCCP_SOC_S5

0.9A


FOR CPU 1.8V S0

2.0A

0.5A + 2.0A + 0.9A = 3.4A



DDR_PWRGD --> CPU_VDDP_EN
DDR_PWRGD --> CPU_1P8



$I_{limit} = (1/R_{limit}) * S, S = 80000, \text{ when } VIN = 1.8V$
 $= (1/16) * 80000 = 5.0375A$
 $T_{ss} = (1/3) * ((V_{out} * C_{ss}) / I_{ss}), I_{ss} = 9uA$
 $T_{ss} = (1/3) * ((1.8 * 15n) / 9uA) = 1ms$




MICRO-STAR INT'L CO.,LTD


MS-7A32

Size	Document Description	Rev
Custom	CPU Power 1P8V-MP2147	10
Date: Tuesday, January 24, 2017		
Sheet 46 of 65		


ALL POWER GOOD MUX



S0 PG
S5 PG



VRM_Enable circuit



CPU VDDP NOT SUPPORT TYPE2

CPU	TYPE	TYPE1_CPU_SEL	TYPE0_CPU_SEL
BR	0	0	1
NA	X	0	0
SR	2	1	1
RV/ZP	3	1	0












MICRO-STAR INT'L CO.,LTD

MS-7A32

Size	Document Description	Rev
Custom	CPU Power Connector/PWRGD	10
Date: Tuesday, January 24, 2017	Sheet 48 of 65	


Note:VID Override Circuit

BOOT VOLTAGE		Prs PWROK Metal VID
SVC	SVD	
0	0	1.1
0	1	1.0
1	0	0.9
1	1	0.8



VCORE IccMAX: 125A =>OCP=>140A
VCC_NB IccMAX: 75A =>OCP=> 95A

VCORE 95W TDC:80A EDC:125A 0.75V~1.5V
VCORE 65W TDC:65A EDC:95A








MICRO-STAR INT'L CO.,LTD

MS-7A32

Size Custom	Document Description CPU Power Phase 1-4	Rev 10
Date: Tuesday, January 24, 2017		Sheet 50 of 65

VCCP_NB 95W TDC:50A EDC:75A
VCCP_NB 65W TDC:50A EDC:75A

0.75V~1..2V




FOR VCCP_SOC_S5
0.9A


TYPE0 Only

S5_MUX_CTRL
HIGH:S0
LOW: S3/S5

H: +VDDCR_FCH ALW will track VDDNB
L: If VDDCR_SOC<0.775V (OR 0.85V),VDDCR_SOC_S5 =0.775V.
If VDDCR_SOC >= 0.775V (OR 0.85V) , VDDCR_SOC_S5 will track VDDCR_NB




(VDDCR_SOC_S5 is only used for AMD Family 15h Models 60h-6Fh processors) Bristol Ridge TYPE0




Over Voltage Control IC

0x26: RH=18K, RL=13K




埃癸槍漁突 Tヴ：膳， 玥い NCT3933 載作槍漁匡兜


0x20: RH=10K, RL=OPEN



0x28: RH=9.1K, RL=3K




0x2A: RH=OPEN, RL=10K



UPI VOLTAGE CONSOLE


ADDRESS	0x2A	0x28	0x26	0x24	0x22	0x20
RH (KOhm)	OPEN	3.9	3	2.2	1.3	10
RL (KOhm)	10	1.3	2.3	3	3.9	OPEN
BUS_SEL	0%	25%	40%	60%	75%	100%

EZ Debug LED




GPIO	GPIO97	GPIO98	GPIO99	GPIO100
LED	GPI PULL HIGH	GPO PO LOW	GPO PO LOW	GPO PO LOW
獠	GPI PULL HIGH	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)
防滅	GPO LOW	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)	GPO HIGH (default HIGH)

AMD AMP Detect LED



AM4 APU Detect LED Circuit




iGPU GPU_LED1 OFF
dGPU GPU_LED1 Always ON


LED	x16	x8	x4
PCIE2	Red	White	White

GPIO	EGPIO95	EGPIO96
LED	EGPIO95	EGPIO96
獠	GPO PO HIGH	GPO PO HIGH
防	GPI (default LOW)	GPI (default LOW)


LED MCU



EXTERNAL POWER INPUT




LED Demo Button




Cover LED

6PCS LED*0.16W=0.96W





LED STRIPLINE(LEFT)




锁LED 繼兵 (RGB)

--- PCB の 瑛 (JLED1)

--- も 多 RGB 鎖繼や穿夾非 5050 RGB LED 繼兵 (12V/G/R/B), 繼兵羅块 篆珠綜 成3 蚌 (12 丕痕), 壩牟綜 成2そへ (沆7A20噴摩)




BOARD SIDE LED



AUDIO_MOAT LED


LEFT




DIMM_SLOT

翊：DOC-040S500-E07

LED In 叫 DIMM_LEDn n崙计



PCIE_SLOT_LED



When M.2 PCIE & PCIE6 have device at same time, LED can not turn on.





	x16	x8	x4
PCIE1	Red	X	X
PCIE4	X	White	X
PCIE6	X	X	White



MICRO-STAR INT'L CO.,LTD		
MS-7A32		
Size Custom	Document Description	Rev 10
LED DIMM/PCIE		
Date: Tuesday, January 24, 2017		
Sheet 59 of 65		






Placement Bottom Side




Size Custom	Document Description RTC Circuit/Moat Cap	Rev 10
Date: Tuesday, January 24, 2017		Sheet 60 of 65

HEAT SINK




CPU Socket



RETENTION MODULE

Simulation



MANUAL PART

UEFI1
G51-MTSPXXA-A09
MKT1
G51-MTSPK3T-Q13



7A32-10
P60-07A360A-E48, 腳 盤地, 腳 盤吹紅 (MSIS)
P60-07A360A-G37, 腳 盤吹紅 (MSIS)

VIRTUAL1
Y01-RHDMI03-000


VIRTUAL2
Y02-MA00101-SSE

VIRTUAL3
Y02-MU00100-NAH

VIRTUAL4
Y02-MU00170-CFO


VIRTUAL5
Y02-MA00401-XSP

VIRTUAL6
Y01-RNVIDIH-P00




0901 Modify DDR_COVER1 PIN X1.X2.X3.X4.X5 Connect to GND

VR Cover




Optics Orientation Holes



5010



5020



FM5

FM6

FM7

FM8

X_FM120

X_FM120

X_FM120

X_FM120

OPT	Configure	BOM	Function
		601-7A32-010	XXXX

MICRO-STAR INT'L CO.,LTD

MS-7A32

Size CustomDocument DescriptionBOM OptionRev 10

Date: Tuesday, January 24, 2017Sheet 61 of 65